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Abstract
We analyze the neutron induced soft error rate
(SER) by modeling induced error pulse using two pa-
rameters, occurrence frequency and probability den-
sity function for the pulse width. We extend the anal-
ysis to sequential logic and latches and calculate the
failures in time (FIT) rate. The analysis is devel-
oped for the available background neutron ﬂux data,
which is experimentally determined. This, along with
the device characteristics, gives the induced pulse pa-
rameters. A gate-level algorithm propagates the pulse
parameters through logic gates. This algorithm cor-
rectly models the logic masking of error pulses. We
introduce the concept of latching window that accu-
rately models the temporal masking by sequential el-
ements and present an algorithm for SER analysis of
sequential logic.
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1. Introduction
Soft errors are radiation induced errors in micro-
electronic circuits, They occur when charged particles
strike a sensitive regions in the silicon of a circuit.
Soft errors used to be a major concern for avionics
and space mission applications. They are considered a
bottleneck nowadays in the evolution of next genera-
tion electronics because nano-devices tend to be more
sensitive. Meanwhile, contemporary VLSI industry
is seeking continuous down scaling of transistor size,
threshold voltage, and oxide thickness to meet the
growing demands for higher levels of integration and
performance. However, issues like leakage power dis-
sipation, large variability in device parameters and
soft error reliability arise with such scaling [5, 14].
Studies show that environmental failure mechanisms
exhibit product failure rates on the order of 1∼100
FIT (failures in time, 1 FIT = 1 failure in 109 hours).
On the other hand, the soft error rate of a low-voltage
embedded SRAM can easily be 1000 FIT/Mbit [2].
The soft error related reliability issue becomes the
Achilles’ heel for large modern computing systems.
Errors caused by cosmic rays and alpha particles will
remain the prevalent failing causes in electronic sys-
tems because the physical defect caused errors are
signiﬁcantly reduced with advanced design and man-
ufacturing techniques. Neutron is proved to be the
principal cause of error transients over all cosmic par-
ticles for ground-level electronics [24] and hence we
will only consider the neutron induced soft error in
this work.
Getting suﬃcient microchip reliability informa-
tion, especially soft errors rate (SER), before the chip
is manufactured is critical for chip engineers. Certain
level of error protection may be added to the design
if the reliability criteria does not meet the require-
ments from the customer. An accurate prediction of
SER needs SER simulation using actual circuit mod-
els, which include device, process, technology and en-
vironmental parameters. Most integrated circuits are
tested at particle accelerators using accelerated test-
ing methods. The purpose of accelerated life tests is
to identify and quantify the failures and failure mech-
anisms, which cause products to wear out before the
end of their working life. Unfortunately, accelerated
life testing is always very expensive because multi-
ple runs are normally needed to get suﬃcient num-
ber of samples under test to fail and data to be sta-
tistically meaningful. The test time may typically
vary from few weeks to few months [4]. Analyti-
cal approaches to calculate the circuit soft error rate
are good alternatives. Recent work includes Asadi
et al. [1], Rao et al. [13], Zhang and Shanbhag [22],
Miskov-Zivanov and Marculescu [8] and Wang and
Agrawal [18]. There are also recently published books
on soft error phenomenon as it applies to memo-
ries [23] and processor systems [10]. A comprehen-
sive text of general nature on soft errors is expected
soon [12].
Logic circuits have speciﬁc masking eﬀects on SET
(soft error transients). The masking factors are mod-
eled as electrical masking, logic masking and tempo-
ral masking [11]. In addition, environmental factors
like location, altitude, longitude also play important
roles in determining logic circuit SER. Accurate esti-
mation of logic circuit SER requires a comprehensive
model that considers both circuit characteristics and
environmental factors and it continues to be a major
challenge.
Section 2 reviews an environment dependent soft
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error model, which is based on both error occurrence
rate represented as a probability and the SET pulse
density represented as a probability density func-
tion [18, 19, 20]. In Section 3, we apply the soft error
rate analysis method to latches. In Section 4, we es-
timate the failure in time (FIT) rate for sequential
logic circuits. The proposed method consists of two
steps, (1) categorize soft errors and (2) propagate er-
ror probability though logic depending on the error
category either by using combinational SER analysis
method or by a time frame expansion method. In
Section 5, we conclude.
2. Review of Soft Error Models
2.1 An Environment-Based Model [17]
Single event transient pulse is induced when a neu-
tron strikes a sensitive region of the circuit with suf-
ﬁcient energy. A voltage pulse propagates through
an activated path in the logic circuit. When the
pulse is captured by a clock edge, a soft error oc-
curs. Otherwise, the error pulse is just a transient.
Neutron-induced SET has unique characteristics such
as polarity, waveform shape, amplitude and duration.
These characteristics depend on particle impact loca-
tion, particle energy, device technology, device supply
voltage and output load [9].
We model the neutron induced SET pulse by two
factors based on the natural characteristics of envi-
ronmental neutrons ﬂux. The transient current pulse
created by a particle strike for each given LET linear
energy transfer can be modeled as a double exponen-
tial equation for any given neutron energy [7]. LET is
a measure of the energy transferred to the device per
unit length as a particle travels through the material.
Through charging and discharging of the circuit node
capacitance, the transient current pulse is converted
to a transient voltage pulse.
We consider all neutron ﬂux energy components in
our soft error model and average the error occurrence
probability per particle hit for each circuit node. The
ﬂux energy (LET) density is converted to SET width
density. Figure 2 illustrates a neutron-induced soft
error model for logic circuits. This probabilistic soft
error model is based on two factors: (1) the SEU oc-
currence rate expressed as probability and (2) once
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Figure 2. A probabilistic soft error model
based on background neutron ﬂux.
an SEU occurs, it aﬀects various nodes of the logic
circuit as SET pulses of widths represented by prob-
ability density functions. Both factors are strongly
related to the environmental parameters and circuit
material and can be obtained from the experimentally
measured data available in the literature [7]. The er-
ror occurrence frequency p for each circuit node is
given by Equation 1 where flux is background neu-
tron ﬂux expressed in m−2 · s−1, A is the sensitive
area of the node in m2, and pperhit is the probability
of error induced by each particle. From [24], the total
neutron ﬂux at sea level is 56.5m−2s−1.
p = pperhit × flux × A (1)
2.2 Gate Level Propagation Algorithm [20]
A soft error model is derived for the error prob-
ability and SET width density as the induced pulse
propagates through a logic gate.
First, the problem for a given fX(x) and function g:
Y = g(X), where g is diﬀerentiable and an increasing
function so that g′ and g−1 exist, is to ﬁnd fY (y)
where X and Y are random variables.
• X: input pulse width
• Y : output pulse width,
• fX(x): probability density function of X
• fY (y): probability density function of Y
More speciﬁcally, function g is expressed as Y =
g{X, pmos W/L, nmos W/L, Cload, technology}.
From the theory of random functions, we have:
fY (y) = fX(x)/g′(x). (2)
Load capacitances are generally determined from the
layout. For estimating the SER before the circuit is
physically laid out, we used a wire-load capacitance
model [16]. Wire-load models estimate capacitance of
a net by its pin-count and the technology data. The
load capacitance of a gate can be simply estimated as
the technology-dependent nominal gate delay multi-
plied by (1+number of fanouts). For a generic logic
226gate, when an input pulse passes through, it follows
the following rule:
1. Propagation with no attenuation, if Din ≥ 2τp.
2. Propagation with attenuation, if τp < Din < 2τp
3. Non-propagation, if Din ≤ τp.
Where
• Din: input pulse width, also represented by ran-
dom variable X.
• Dout: output pulse width (to be determined),
also represented by random variable Y .
• τp: gate input to output delay.
The pulse width propagation function g for each
individual gate is a non-linear function but can be ap-
proximated as a three interval piecewise-linear func-
tion of Equation 3, where τp is the average of the rise
delay and fall delay for the gate output. Comparing
with actual HSPICE simulation [20] this model has
been validated as a reasonable approximation.
Dout =
0 if Din ≤ τp
2(Din − τp) if τp < Din < 2τp
Din if Din ≥ 2τp
(3)
In summary, given an error occurrence probabil-
ity p and a SET pulse width density function fX(x),
after propagation through a logic gate with transfer
function g, the error probability at the gate output
pout is given in Equation 4. Here, pnon−controlling(i)
is the probability that ith input has a non-controlling
value to pass the error pulse through.
pout = p ·
 
x>g−1(0)
fX(x)dx
 
x>0
fX(x)dx
      
Electrical
Masking
·
i  
[p(non−controlling)(i)]
      
Logic Masking
(4)
3. Latching Window Masking Model
In this section, we introduce a masking factor to
account for temporal masking, which was not consid-
ered in the combinational logic SER analysis, to ex-
tend our analysis to sequential logic. Borrowed from
the published literature on temporal masking analy-
sis, a simple latching window masking model [15] is
used in our work.
When SET pulses survive through combinational
logic (logic masking and electrical masking) and ar-
rive at latches, only the pulses of enough amplitude
and width positioned around the latch closing edge
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Figure 3. Latching window masking.
will be captured. A latching window (tlw) is a dura-
tion bounded by the setup time (tsu) and hold time
(th) around the active clock edge of a ﬂip-ﬂop. For
simplicity, we assume that SET pulses have very small
rise and fall times so that issues like SET hold time
and SET setup time deﬁned in [6] are not considered
in our framework. Also, in our probabilistic analy-
sis, we exclude the possibility that a SET error pulse
can delay the correct input signal from arriving at the
latch input to cause an error. SPICE simulation can
be used to determine if the SET has suﬃcient ampli-
tude and duration to be captured by the latch. The
simulation is performed by keeping the rise and fall
times constant, but varying the SET pulse width, to
determine the minimum duration for a pulse that can
be latched [15]. If the SET pulse width exceeds this
minimum duration, the soft error has certain proba-
bility to occur.
As deﬁned in [15], a SET pulse that is present at
the latch input throughout the entire latching win-
dow will be latched and cause a soft error. Suppose
the latching-window starts after time t and ends be-
fore time t + d. We randomly place an SET pulse of
width w to overlap the interval d. The probability of
the pulse being latched to cause an error is given by
Equation 5 and is shown in Figure 3.
The probability of the pulse causing a soft error is
computed as the probability that a randomly placed
interval of length d overlaps a ﬁxed interval of length
w within an overall interval of length c. This proba-
bility is given by Equation 5 and Figure 3 [15].
placthing =



0, if d < w
d−w
c , if w ≤ d ≤ c + w
1, if d > c + w
(5)
where
• d is the duration of the SET pulse width on ar-
rival,
• w is the size of the latching window, and
• c is the clock cycle time.
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Figure 4. Soft error categories depend on
the topological effects on circuit outputs.
Consider the previous SER analysis of combina-
tional logic. For using the proposed model, sup-
pose we know the SET pulse width probability den-
sity function f(x) and the error occurrence frequency
pcomb upon arrival at the latch. From the latching
window model we then have:
perror = pcomb × platch
=
 
d − w
c
  c+w
w
f(x)x +
  ∞
c+w
f(x)x
 
× pcomb
(6)
Electrical masking is ignored in Equation 6 because
the latching window masking is the dominant factor
for latches.
4. Proposed Methodology and Results
Diﬀerent from combinational circuit, sequential
circuits can have feedback among ﬂip-ﬂops. Depend-
ing on the circuit topology and the particle hit po-
sition, some soft errors only aﬀect the primary out-
puts (PO) when other errors will go through the feed-
back path from pseudo primary outputs (PPO) to
pseudo primary inputs (PPI) and propagate through
the combinational logic again. Therefore, we classify
soft errors into three categories. In Figure 4, we cat-
egorize the soft errors based on how they aﬀect POs
and PPOs. Suppose Fi is the set of unprocessed soft
errors, Ai, Bi and Ci are subsets of Fi. These sub-
sets are mutually exclusive and we have Fi = Ai +
Bi + Ci + δ, where δ is the subset of circuit positions
where the soft error has 0 probability to propagate to
either PO or PPO if a particle strikes on these posi-
tions, and the index i denotes the ith stage in time
frame expansion method presented in next paragraph.
Thus,
• Fi is set of unprocessed soft errors,
• Ai is subset of soft errors only aﬀecting PO,
S￿ o￿ f￿ t￿
 ￿  ￿ E￿ r￿ r￿ o￿ r￿
C￿ o￿ m￿ b￿ .￿
B￿ l￿ o￿ c￿ k￿
P￿ r￿ o￿ p￿ a￿ g￿ a￿ t￿ i￿ o￿ n￿
M￿ o￿ d￿ e￿ l￿  ￿ (￿ p￿,￿ f￿)￿
P￿ I￿ P￿ I￿ P￿ I￿
P￿ O￿ P￿ O￿
E￿ r￿ r￿ o￿ r￿
P￿ r￿ o￿ b￿ a￿ b￿ i￿ l￿ i￿ t￿ y￿
N￿ e￿ x￿ t￿
s￿ t￿ a￿ t￿ e￿
S￿ t￿ a￿ g￿ e￿ 1￿ S￿ t￿ a￿ g￿ e￿ n￿ -￿ 1￿
C￿ o￿ m￿ b￿ .￿
B￿ l￿ o￿ c￿ k￿
C￿ o￿ m￿ b￿ .￿
B￿ l￿ o￿ c￿ k￿
S￿ t￿ a￿ g￿ e￿ n￿
F￿ F￿ s￿ F￿ F￿ s￿
S￿ o￿ f￿ t￿  ￿ E￿ r￿ r￿ o￿ r￿
O￿ n￿  ￿ P￿ P￿ I￿  ￿ O￿ n￿ l￿ y￿
P￿ O￿
Figure 5. Time frame expansion method for
sequential logic SER analysis.
• Bi is subset of soft errors aﬀecting both PO and
PPO, and
• Ci is subset of soft errors only aﬀecting PPO.
The initial set A1, B1 and C1 can be easily found
by circuit simulation or path analysis. For soft error
(e), if e ∈ Ai, we simply use SER analysis method
for combinational logic presented in [21] to get the
circuit SER. If soft error e ∈ B
 
C, we introduce
a time-frame expansion method to analyze the cyclic
behavior of errors in the sequential logic. The concept
is borrowed from time-frame expansion test genera-
tion for sequential logic [3]. In Figure 5, the whole
sequential circuit, both combinational block and ﬂip-
ﬂops are duplicated n times as stages 1 through n.
The soft error is only introduced in stage 1 (initial
stage) and the time-frame expansion analyzes the cu-
mulatively contribution of the induced error to circuit
SER. We use the gate level propagation algorithm and
error model (p, f) introduced in Section 2.1, and the
latching window model of Section 3. The overall error
rate of a sequential circuit is given by Equation 7.
Figure 5 shows how soft error set Ai, Bi and Ci
mutations with the stage changes. The size of Fi
keeps shrinking and SERi keeps approaching ﬁnal
SER, as follows:
SER =
∞  
i=0
(
 
e∈A
i
e∈B
i
e∈C
i
SER(e)) (7)
After the error has propagated through stage 1, for
stages 2 through n soft errors only occur on pseudo
primary inputs. So, for stages 2 through n, the sub-
sets Ai, B1 and Ci can be obtained by assuming that
errors occur only on PPI. Also, assuming that after
nth stage the error probability is small on PPI so the
contribution to circuit can be neglected in the analy-
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sis. Thus, Equation 7 can simpliﬁed:
SER ≈   SER =
 
e∈A
1
e∈B
1
e∈C
1
SER(e)
      
Stage1
+
n  
i=2
(
 
e∈Ai
e∈Bi
e∈Ci
SER(e))
      
Stage 2 to n
(8)
where Ai  
Bi  
Ci = {PPI1, PPI2, ...}.
We analyzed ISCAS89 benchmark circuits using
a simulator developed in C programming language.
For simplicity, we assume that all circuits are work-
ing at the ground level and the probability of SEU
per particle hit is 10−4. We assume that the SET
width density per circuit node follows a normal dis-
tribution with mean µ = 150 and standard devi-
ation σ = 50. From [24], the total neutron ﬂux
at sea level is 56.5m−2s−1. For a CMOS circuit in
TSMC035 technology, we assume the sensitive region
to be 10µm2 for each circuit node and set the clock
frequency to 1GHz. Using the proposed algorithm
for sequential logic (Equation 8) the SER obtained
for ISCAS’89 circuits are shown in Table 2. Figure 7
shows that the SER for s27 circuit is 380FIT.
Discussion We examine some recent SER analysis
methods for applicability to sequential circuits and
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Figure 8. ISCAS89’ benchmark Circuit s27.
Table 1. An example of soft error category at
stage 1 for S27.
Ai Bi Ci
G8 I1, I2, G1 I3, G6
G2, G4, G5 I4, G3, G10
G7, G8
list open problems for future research.
(1) A comprehensive analysis of soft error sample
size and clock cycles in Monte Carlo (MC) Simula-
tion is needed. It will be pointless to compare the
simulation time with Monte Carlo simulation with-
out considering the MC simulation accuracy for which
the sample size should be statistically meaningful to
achieve any level of conﬁdence. We ﬁnd that in most
published literature part seems to be missing.
(2) For Monte Carlo simulation methods and prob-
abilistic estimation approaches [1], requiring SPICE
simulation completed in several days, the error proba-
bilities for circuit nodes are found to be much higher,
maybe by several orders of magnitude, than real world
measurement values. The proposed work may prove
to be more relevant when compared with real mea-
sured SER data. For other methods as discussed
in [21] the estimated SER can be 109 times that of
measured data.
5. Conclusion
We have extended an environment-based soft error
model to sequential logic circuit SER analysis. The
soft error model is characterized by error occurrence
rate, the SET pulse width density, and a new latching
window model. The temporal masking factor is taken
into account for sequential logic. To estimate sequen-
tial SER, we have developed a repetitive two-phase
method: (1) categorize the soft errors by its impact
on primary outputs and pseudo-primary outputs. (2)
depending on the categorization, either use combina-
tional logic analysis methods or time-frame expansion
229Table 2. SER estimation for ISCAS’89 bench-
mark sequential circuits.
Circuit # # # # CPU SER
PI PO Gate FF (s) (FIT)
×10
3
s27 4 1 10 3 0.01 0.38
s298 3 6 119 14 0.19 1.05
s386 7 7 159 6 0.22 2.86
s444 3 6 181 21 0.51 4.93
s526 3 6 193 21 0.82 4.51
s832 18 19 287 5 2.07 12.79
s1196 14 14 529 18 3.78 34.62
s1494 8 19 647 6 8.96 46.20
s5378 35 49 2779 179 12.19 102.36
method to analyze the error eﬀects in a cyclic struc-
ture. After ﬁrst time-frame of combinational logic,
the analysis is simpliﬁed by considering soft errors
only on pseudo-primary inputs. Results show that
with increasing number of stage, the SER converges
to realistic values of SER as the unprocessed soft error
set Fi keeps shrinking.
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